Regviz

Silicon Labs /MGM240PB32VNN /CMU_S /EM01GRPACLKCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as EM01GRPACLKCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/CMU_NS/EM01GRPACLKCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CLKSEL

Description

No Description

Fields

CLKSEL

Clock Select

1 (HFRCODPLL): HFRCODPLL is clocking EM01GRPACLK

2 (HFXO): HFXO is clocking EM01GRPACLK

3 (FSRCO): FSRCO is clocking EM01GRPACLK

4 (HFRCOEM23): HFRCOEM23 is clocking EM01GRPACLK

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data